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Boolean Chart for 2-out-of-3 Majority 
In computer networks, an incorrect output is some-
times obtained due to a component failure, noise, or 
some other disturbance. To alleviate the situation, 
redundant circuitry is added to a network, thereby 
providing majority operation. In 2-out-of-3 majority 
circuitry, for example, any I of 3 circuits could give 
an incorrect output and yet the complete system would 
give the correct output. 
The novelty of this approach lies in the simplicity of 
the circuitry used, inasmuch as only NAND gates are
Figure 2 
Detail Design of 5-out-of-9 Majority Circuit 
employed, and the modules used are among the most 
popular microelectronic or integrated circuits pres-
ently in use. 
Figure 1 shows the simple case of 2-out-of-3 major-
ity. The right-hand column corroborates the fact that 
a "true" output is obtained when at least two of the 
three inputs are "true". 
Techniques have evolved which permit a minimum 
of circuits (combination of circuit elements), up to 
5-out-of-9 using NAND elements, obtained through 
(continued overleaf) 
This document was prepared under the sponsorship of theNational 
Aeronautics and Space Administration. Neither the United States 
Government nor any person acting on behalf of the United States
Government assumes any liability resulting from the use of the 
information contained in this document, or warrants that such use 
will be free from privately owned rights. 
https://ntrs.nasa.gov/search.jsp?R=19670000510 2020-03-11T20:56:51+00:00Z
manipulation of the majority equations to lit the 
operation of the circuit elements. Minimum propaga-
tion delay through the network (elements in series) 
is stressed. Given nine inputs, an implementation has 
been devised which gives a "true" output when any 
five or more of the inputs are "true". Figure 2 shows 
a block diagram of 5-out-of-9 majority circuitry. 
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